

ABSTRACT

An integrated circuit inductance structure, including a silicon substrate, a planar winding of a conductive track, a resistive layer, not etched under the winding, a dielectric layer between the winding and said resistive layer, and discontinuous conductive
5 sections, individually parallel to a portion of the winding which is the closest and electrically connected to ground and to the more heavily-doped layer.

10074260-021202